

Conditions of Parallelism:-

↓ ability to execute

Serial Program Seg in Parallel requires each segment to be independent of other segment.

Prog Seg $\Rightarrow$ Cannot be executed in Parallel unless they are independent.

$\Rightarrow$ There are three types of dependencies of Parallelism:-

- 1) Data Dependencies
- 2) Control dependency
- 3) Resource dependency

What is this dependency analysis:-?

Ex-

let $S_1: A = B + C$ $\rightarrow$ performed & result store in A
 let $S_2: D = A + E$ $\rightarrow$ S_2 dependent on S_1 .

Ex-

$A = B + C$
 $D = E + F$ } no dependency.

(1)

Data Dependency

5 types.

- 1) Flow dependency
- 2) Anti dependency
- 3) o/p dependency
- 4) i/o dependency
- 5) Unknown dependency.

(1) flow dependency :-


Ex. $S_1 : C = a + b$
 $S_2 : d = C + e$

S_2 is flow dependent on S_1

↓

RAW hazard

Read after write hazard.



S_2 is dependent on S_1 result.

(2) Anti dependency :- reverse to flow dependency.

Ex. $S_1 : d = c + e$
 $S_2 : c = a + b$

S_2 is antidependent of S_1 .

means S_2 follows S_1 .

↓

WAR (Write after Read Hazard).

Ex. S_2 follows S_1 in program order and instruction S_2 tries to write a register or memory location before instruction S_1 reads, suppose S_1 is reading, and S_2 tries to overwrite. S_1 is going to read correct value but S_2 is going to write the register or memory location. So it is also called WAR Hazard.

$S_1 \rightarrow S_2$

(3) O/p dependency :-

Ex. $S_1 : C = a + b$
 $S_2 : C = d + e$


Here, S_1 and S_2 are two outputs. which are storing the values in the same registers or memory location.

They are writing the same memory location so (3)
we called as WAW (write after write Hazard)

$S_1 \rightarrow S_2$

4) I/O dependency :- Read & write ^{are} I/O statements.

I/O dependency occur not ~~between~~ ^{because} the same variable is involved. but same file is referenced by both I/O statements.



5) Unknown dependence:-

When dependency relation b/w two statements cannot be determined by the situation.

$\Rightarrow$ Parallel execution of program statement which do not have total data independence, can produce non deterministic results.

46- Hundera-

- Rahul

Examples

S_1 : Load R_1, A / $R_1 \xleftarrow{\text{Load}} \text{Mem}(A)$

S_2 : Add R_2, R_1 / $R_2 \leftarrow (R_1) + (R_2)$

S_3 : Mov R_1, R_3 / $R_1 \leftarrow (R_3)$

S_4 : Store B, R_1 / $\text{Mem}(B) \leftarrow R_1$

① flow dependency!

$S_1 \rightarrow S_2$, $S_3 \rightarrow S_4$, $S_2 \rightarrow S_2$
 $\checkmark$ $\checkmark$ $\checkmark$
 $R_1 + R_2 \rightarrow R_2$

② Anti!

S_2 : Add $R_2, (R_1)$

S_3 : Mov $(R_1), R_3$

$S_2 \nrightarrow S_3$

③ output!

S_1 : Load R_1, A


S_3 : Mov R_1, R_3

[two diff values]
 result is same

$S_1 \rightarrow S_3$, Here content of A loading
 R_1 register

& content of R_3 loading
 to R_1 register



dependency graph:-2) Control dependency:-

→ This Control dependency is refers to the situation where the order of execution of statements can not be determined before runtime.

Eg. If Condition → will not be resolved until runtime, whether we check the statement the if condition is true or not it will be resolved until runtime. where the flow of statement depends on the output on the runtime.
or Conditional statements.

Control independent:-

Ex- for ($i=0; i < n; i++$)
 {
 $a[i] = c[i];$
 if ($a[i] < 0$)
 $a[i] = 1;$
 }

Control dependency

(6)

```
for (i = 1; i < n; i++)  
{  
    if (a[i-1] < 0) → i-1 (i-1) < 0 0 < 0 - true.  
        a[i] = 1;      Check & assign.  
}
```

Def The Control dependency always ^{avoid} a parallelism to being exploited.

Compiler techniques or all hardware branch techniques or needed to get around the Control dependency.

③ Resource Dependency - we are trying to use two different statements or trying to use the same resources at a time. One statement depends on another statement depends on Resources.

Ex- ⇒ data & Control ⇒ based on Independence of Worked to be done.

⇒ even if several statements are independent they can not be executed in parallel if they are not sufficient processing resources.

Ex-
 $C = a + b$
 $d = f + k$ } they use shared memory for both because both are diff.

⇒ Concerned with Conflicts in using shared resources registers, floating unit, ALU, memory etc.

ALU conflicts are called ALU dependence. (7)
Memory conflicts are called storage dependency.

Hardware & Software Parallelism

Parallelism

⇒ Performing more than one task at a time.

⇒ It speeds up process

⇒ More work in less time.

⇒ It reduces the cost of work.

Software dependency: Parallelism - Software dependency

is represented by the control and data dependency of programs. The degree of parallelism is disclosed in the program profile or program flow graph. Software parallelism is a function of the algorithm, programming style, and compiler optimization. Program flow graph shows the pattern of simultaneously executable operation. Parallelism in a program changes during the implementation period.

* Hardware Parallelism -

Hardware Parallelism

is represented by hardware multiplicity. & machine hardware. It is a function of cost & performance trade-off. It presents the resources application design of simultaneously executable operations. It also denotes the execution of the processor resources. One method of identifying parallelism in hardware is using several instructions issued per machine cycle.


⇒ In modern comp arch implemented requires special hardware & software support for parallelism.

* Hardware Parallelism - is mainly working with machine Arch. It is defined by the machine arch & hardware multiplicity.

→ It can be characterized by no of instruction that can be issued per machine cycle.

⇒ In Conventional Processor one issue per machine cycle.

⇒ In modern Processor 2 or more inst can be issued per machine cycle.



Software Parallelism:

⇒ It is defined by Control & data dependency of programs.

⇒ It is a function of algorithms, programming style, and compiler optimization.

⇒ The Program flow graph displays the pattern of simultaneously executable operation.

Difference b/w software & hardware parallelism.

Hardware

- 1) It is build into machine arch. and hardware multiplicity. Also known as machine parallelism.
- 2) It is a function of cost and performance tradeoff.
- 3) It display resource utilization patterns of simultaneously executable operations. It also indicate the Peak Performance of Processor resources.

- 1) It's Exploited by the Concurrent Execution of Machine language instructions in a program.
- 2) It's a function of algorithm programming style and compiler optimization.
- 3) It displays pattern of simultaneously executable operation.

→ It is characterized by no. of instruction issue per machine cycle.

(16)
⇒ The Program flow graph displays the pattern of simultaneously executable operation.

two types:

- 1) Control Parallelism! - allows 2 or more operation to be performed simultaneously.
- 2) Data Parallelism! - almost same operation is performed over many data elements by many processes simultaneously.

Software Parallelism

Lecture - 2


Mismatch S/W S/W & H/W

Ex-

$$A = L_1 \times L_2 + L_3 \times L_4$$

$$B = L_1 \times L_2 - L_3 \times L_4$$

- 4 - load instructions 2 - add instructions
2 - multiply Inst 1 - Subtract instruction



Graph of software Parallelism

L_i - load operations


X_i - multiply operation

Total - 8 instructions 3 cycles

Average S/W parallelism

$$= \frac{8}{3} = 2.67 \text{ instructions/cycle}$$

More inst are executed as compare to hardware.



$$\text{Avg} \rightarrow \frac{\text{Total} = 8}{\text{Inst} = 3}$$


$$\frac{8}{3} = 2.67 \text{ inst per cycle}$$

Here we used 2- issues Processor.

The processor can execute one memory access (load & store) & one arithmetic operation (multiply, add, subtract) simultaneously.

Match b/w s/w & H/w Parallelism using
Dual Processor system

Dual Processor, both are single-issues program



When we use two processors no. of cycles are 6.
and instruction - 12.

Here, 6 Processors cycles are needed to execute 12 instruction by 2 Processors.

Avg. H/W Parallelism = $\frac{12}{6} = 2$ instruction per cycle

→ s_1 & s_2 are two inserted store operations

→ L_5 & L_6 are two inserted load operations

These added inst are needed for interprocessor communication through two shared memory.

(2) Mismatch b/w s/w & h/w Parallelism:-

Case (ii)


$$A = L_1 * L_2 + L_3 * L_4$$

$$B = L_1 * L_2 - L_3 * L_4$$

4 load, 4 arithmetic operations.

By 2 issue processors, which can be execute ^{only} one memory access. (load or write).

2 another issues → one arithmetic operation (add, sub, mul, ...)



If you get to load the data, you ~~can~~ ^{have} ~~to~~ ^{get to the memory} ~~read the data~~ ✓
and you want to store the data, you have to write on the memory.

It means → one issue perform one access at a time.

2 another issue perform only arithmetic operation.


This is my hardware restrictions.]

Q? How the software the program is executed in this hardware parallelism? How it is going to be executed? How many avg software parallelism get?

It is executing 7 machine cycle

$$A = L_1 * L_2 + L_3 * L_4$$

$$B = L_1 * L_2 - L_3 * L_4$$



Total = 8 inst
cycles = 7

$$\boxed{\text{Avg} = 8/7 = 1.14 \text{ inst per cycle}}$$